The review results from IWADC have now reached me and, yes … it looks like I’ll be going to Orvieto this summer to present two ADC papers. It will be great fun to go. Now, the only thing that I have to do to ensure a happy stay is to prevent my wife from realizing just how beautiful the city of Orvieto and the surrounding area really are, otherwise she’ll drag me out of geek heaven (discussing data-converter issues with like-minded people in windowless conference rooms with dimmed lights) and force me to see magnificent medieval buildings, and perhaps some stunning views from the region of Umbria. Now, who would want to do that? 😉
The two papers I’ll present are titled “An empirical approach to finding energy efficient ADC architectures” and “Using Figures-of-Merit to Evaluate Measured A/D-Converter Performance“. The first paper takes a look at the entire body of measured and scientifically published monolithic ADC implementations in order to determine the energy-efficiency of different architectures across the entire resolution range from 2 to 22 effective bits. An efficiency hierarchy of ADC architectures is extracted from the empirical data, and key low-power enablers are identified by a more specific review of the 15 most power-efficient ADCs ever reported. So, if you want to know if SAR ADCs dissipate less power than their pipeline counterparts, or what the difference is between flash and folding ADCs in terms of energy efficiency, this is a paper for you. If you come to IWADC you’ll see the scatter plots explained in real life. Trust me, you don’t want to design ultra-low-power ADCs without knowing what’s in this paper. [I could of course be biased … ;-)]
The second paper reviews the practice of using figures-of-merit (FOM) to compare measured ADC performance – a topic you may recognize from this blog. In fact, the more tutorial-oriented introduction and background parts of the paper include the generic FOM and the generic FOM classes you may have seen already, while the core contribution in the paper is the analysis of FOM properties by applying them to real data. More specifically, their correlation with the two design/implementation parameters ENOB and CMOS node is observed and discussed. The entire body of measured and scientifically reported monolithic ADCs is once again used to support the analysis. Sensitive listeners should be warned about this paper – your trust in a certain FOM may be somewhat challenged during presentation 😉
Now, didn’t that make you at least a bit curious?
And how about you? Any plans to go to IWADC 2011? Any contributions you wish to mention? Does the phrase “going to Italy” sound nice to you as well?